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ABSTRACT
An accurate, wideband, voltage squaring circuit suitable for
use aboard a spacecraft has been designed, built, and evaluated. The
device is based upon the theory of piecewise linear synthesis.
A relatively simple scheme for converting analog information to
digital form has been fully developed and partially evaluated. It is
particularly suited for pulsed systems where the duration between
pulses is such that very rapid conversion is not necessary.
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A spacecraft radar system is being developed to gather sufficient
information to construct a gross reflectivity map of a planet's surface.
In order to accomplish this goal, it is necessary to compare the energy
transmitted to the energy received. Because the energy in the received
is
(2)
voltage signal, e(t) , is proportional to / e (t) dt, it necessary
to square the signal prior to the integration process.
Since it is desirable to accomplish the data processing aboard
the spacecraft, it is also necessary to convert the information to
digital form in order to telemeter the data to ground control stations.
The body of this report deals with a squaring circuit which
satisfies the system requirements. It has been constructed and evalu-
ated, and performance data appear in Chapter IV. A detailed study of
the problem of conversion to digital form has also been made and appears
as an appendix. Included are circuit diagrams and data obtained from
prototype components.
I.B. System Requirements
The transmitted signals consist of a series of four bursts of r-f
pulses, 1 msec in duration and spaced 20 msec apart, the series of bursts
being separated by 15 seconds. Refer to Fig. 1.1. This timing allows
the received echoes to arrive during the time interval between bursts.
Due to doppler shifts, frequency spreading, and pulse length
spreading, the echo resulting from any one of the series of bursts may
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in duration. This signal will be processed through a set of band pass
filters which covers the appropriate frequency spectrum with overlapping
pass bands, each filter being 100 kc wide. After leaving the band pass
filter, the echo will be envelope detected, and it is this envelope
which will be squared and integrated to determine the energy in the
received signal.
The signal to be squared will probably only vaguely resemble the
square pulse transmitted. See Fig. 1.2. However, the actual shape of
the envelope of the received pulse is unimportant as long as the dura-
tion and frequency components are known. Referring to Fig. 1.3, note
that the output of the filter bank will be a signal which has a band-
width of no more than 100 kc. Since an envelope detector is a non-
linear device, one cannot specify its characteristics in the frequency
domain, but it can be qualitatively stated that the effect of envelope
detection is to eliminate the carrier f ' and to leave only the side-
c
bands centered about zero frequency. Hence, the envelope displayed in
Fig. 1.2(b) will never contain components greater than 50 kc.
The input and output signal levels of the squaring circuit are
based upon the accuracy desired, the limitations of the components used,
and convenience. As discussed in Chapter II, an appropriate input signal
2
level is to 10 volts with a function generation of e = (1/10) e. .& out in
It is obviously desirable to keep the errors as small as possible.
Specifically, it is desired to keep the errors down to 1% or less over
the major portion of the operational range of the circuit.
The fact that the entire device is to be placed in a spacecraft








h- Prt<?Ci VeTA/ C y
f
p/ltfp san/<
C*//t## c r<zp/s r/c
V• /CO Ac. /OQki /oozt /ookc /eo fee
f/L re£ <3AMK OV r-p(J
T
S~0 KC (A-)/* *.)





Summarizing, the problem is to build a squaring circuit which
meets the following specifications:
(a) Input signal level: to 10 volts
2
(b) Function generation: e = (l/10)e.
(c) Allowable error: no more than 1% over major portion of the
operational range
(d) Bandwidth: to 50 kc
(e) Light Weight
(f) Low power consumption






II. A. Theory of Piecewise Linear Synthesis
An examination of components and devices having a square law
characteristic showed all to be inadequate for this application. It
was therefore decided that the best way to generate the desired quad-
ratic was by piecewise linear circuit synthesis.
Numerical Analysis techniques indicate that any curve can be
approximated by piecewise linear methods. Refer to Fig. II. 1.
The method of approximation shown is that which yields the least
mean square error. For a quadratic, the least mean square error exists
when:
(1) Equal segments are taken along the x axis.
(2) The slope of the linear approximation equals the slope at
the midpoint of the curve.
2
(3) Each linear approximation passes through a point A h /12
above the midpoint of the curve, where A h equals the length
of the segment on the x axis.
In order to have reasonable input and output values consistent
2
with high accuracy, it was decided to generate the function y = 1/10 x
,
where x will take on any value between and 10 volts. It was decided
to use twelve segments to perform the approximation. This corresponds
to a theoretical maximum error of 0.07 volt and a theoretical rms error
of 0.027 volt. In consequence of applying the least mean square error
criteria to this specific problem, the resultant slopes and breakpoints
have been tabulated in Fig. II. 2.
11 -












1 0.000 - 0.833 0.083 0.000 - 0.069 0.023
2 0.833 - 1.667 0.250 0.069 - 0.278 0.162
3 1.667 - 2.500 0.416 0.278 - 0.625 0.440
4 2.500 - 3.333 0.583 0.625 - 1.111 0.856
5 3.333 - 4.167 0.750 1.111 - 1.736 1.412
6 4.167 - *5.000 0.916 1.736 - 2.500 2.106
7 5.000 - 5.833 1.083 2.500 - 3.402 2.939
8 5.833 - 6.667 1.250 3.402 - 4.444 3.912
9 6.667 - 7.500 1.416 A.444 - 5.625 5.023
10 7.500 - 8.333 1.583 5.625 - 6.944 6.273
11 8.333 - 0.167 1.750 6.944 - 8.403 7.662
12 9.167 - 10.000 1.916 8.403 - 10.000 9.190




The rigid application of the table of Fig. II. 2 to an actual
circuit would require a small negative voltage at the output while the
input was zero. (Refer again to Fig. II. 1 to see this graphically.)
This is undesirable, so the actual approximation used should start
exactly at the origin. This small shift will naturally introduce a
small error, but, as will be pointed out in Chapter IV, the non-ideal
characteristics of the diodes employed in the final circuit are such
that the actual error observed is still less than that predicted by the
least mean square error criteria.
The slopes of the segments correspond to the desired circuit
gains while the figures tabulated under "Input Range" give the values
of the input voltages 'at which the circuit gain must change. Fig. II.
3
displays the circuit gain as a function of the input voltage for both
the true quadratic and the piecewise linear approximation.
II. B. System Configuration Considerations
A frequently employed technique for generating non-linear char-
acteristics in Analog Computers employs an operational amplifier in the
(3)basic configuration shown in Fig. II. 4.
As will be shown later in this chapter, this circuit has a trans-
fer function given by e /e . = -Z r . /Z . . Therefore, a non-linear char-° J out in fb i
acteristic can be generated by making either Z f , or Z. a function of the
input voltage. The former method was investigated and found impractical
for this application. There are also several ways in which Z. can be
made to change with input voltage, but one method is particularly suit-
able and lends itself to ease of analysis. It is shown in Fig. II. 5.
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be termed the bias chain, and the resistors R , R. , . . . will be termed
o 1
the segmented input impedance network.
This configuration enjoys several practical advantages which
will be brought out in the detailed analysis. However, one which is
not so apparent is the fact that quiescently, with zero input voltage,
all of the diodes in the segmented impedance network are back biased.
Therefore, the biasing voltage, -E,
,
has no effect upon the output of
the circuit. This did not hold true in several other configurations
examined where the biasing voltage caused an offset voltage at the
output which could not be eliminated.
For the sake of simplicity, consider the situation depicted in
Fig. II. 6, where only R , R , and R are present in the input network.
The principles brought out in the analysis apply to all segments in the
same manner.
/k = 1 2
Assume r
n






= R where the symbol
means "in parallel with". Under this assumption, the bias network im-
pedances can be neglected.
The diode conducts when the voltage at point B > 0. By super-
-R R











if e is assumed to be a virtual ground. This is true for an operational
amplifier and will be proven shortly. Under this assumption, the diode





For convenience, let R = R . Then the diode will start to con-
duct when the input voltage is of the same magnitude as the biasing voltage
of that particular segment.
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'out' in !/Rfb + 1/ARFB + 1/AR
However, for an operational amplifier, A is very large, so AR^ and AR
e -R
are » R-, so out ~ fb
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= 0, confirming that the input is at a virtual
ground.
For e. > E. , and under our previous assumption that r. « R n , theml' r r 11'
analysis for the case where the diode is forward biased proceeds as
follows: Refer to Fig. II. 7.
Since e = 0; i =
g 1
e.
so i^, =i + i„ =
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out fb fb R R„ fb
e /e. = -R.,/ R
out in fb Mh)
Hence, the effect of the diode's conducting is simply to alter R. by
placing another resistance in parallel with it. This analysis can
easily be extended to all other segments, the only difference being that
the equivalent circuit of the biasing network changes as one moves up
the chain. Specifically, at any point, the equivalent circuit of the
biasing network can be represented by that shown in Fig. II. 8, where k
represents the kth biasing point on the 12 segment chain.
However, as long as the resistances in the segmented impedance
network are much larger than the resistors in the bias chain, these
effects can b~ neglected, and the resistance to ground through the
biasing network can always be assumed to be zero.
The previous discussion has led to the adoption of the circuit
configuration to be used, and armed with this information, it is now a
not too formidable task to select component values for a 12 segment
squaring circuit. However, the additional constraints of low power and
50 kc bandwidth require investigation before any choice of resistance
values can be made.
II. C. The Frequency-Response Problem
The desired broadband response of the circuit shown in Fig. II.
5
is limited by the frequency characteristics of the Operational Amplifier
and by the self-capacitance of the switching diodes. The former limita-
tion can be overcome by proper selection of the amplifier. The effect
due to the latter can be reduced by using high-speed switching diodes
- 19

which have a very small capacitance. However, these actions in them-
selves do not guarantee broadband response, and in most cases, it is
necessary to bypass all of the resistors with capacitors. Consider the
schematic of Fig. II. 9.
Recall that Gain = -Z_. /Z.
fb 1




e R r7_ A + sR C \out fb / o o 1
e. R I 1 + sR.-.C-, /in o x fb fb/
e -Rbut if R C = Rf,C f , then out fb ; independent of frequency.
e. Rm o
There is another important factor to consider which prohibits
arbitrary selection of the resistors in the segmented impedance chain
and the capacitors across them. This factor can best be explained by
considering the impulse response of Fig. II. 10. This circuit is the
segmented impedance network of Fig. II. 7 in which R , R , and R have
been bypassed with capacitors and in which the diode and R are shown
o
connected to an actual ground rather than the virtual ground of the
Operational Amplifier. This latter change merely makes the following
analysis easier to understand. It does not alter the validity of the
argument and the fact that it does not affect what happens in the seg-
mented input impedance network has been verified experimentally.
To proceed with the analysis, note that for a voltage impulse
great enough to cause the diode to conduct, capacitors C and C„ tend
o 2
to charge almost immediately because they are directly across the input,







f/G.n.9 usf of e/iPAC/roxs ro //vp/zct/f
f/? £~Q U6TA/C Y - /?£'SPOA/S£~
ew /£> Co
f/G.jr./o goog/MMpctr /MproxiAKe sscrwo**
21 -

to zero, the diode will have ceased conducting and capacitor C_ must
discharge through the parallel combination of R... and R~ . Using this
example of the system' s impulse response, an analogy can be drawn to
the situation which exists when a high frequency voltage signal is
present at the input. Clearly, unless the charge is removed from the
capacitor C„ before the next cycle appears, phase shifts will occur in
the segmented impedance network and the entire circuit will not perform
the squaring operation properly. It is therefore important that the
RC products of the individual resistors and their bypass capacitors be
kept as low as possible.
In order to ensure that the diode conducts at the same input
voltage regardless of frequency, it is essential that the impedance of
the parallel combination of R and C equal the impedance of the parallel
combination of R_ and C . This obviously must also hold for all other
segments of the impedance chain.
These concepts form the basis for good frequency-response of the
entire squaring circuit.
II. D. Selection of the Operational Amplifier
The Operational Amplifier was selected with the following major
considerations in mind:
1. high gain bandwidth product
2. solid state construction
3. + 10 volt output
4. good thermal stability
5. low power consumption
A review of commercial operational amplifiers led to the selection
- 22

of the TYPE FSL-6 manufactured by the Nexus Research Laboratory, Inc.
The FSL-6 has the characteristics exhibited in Fig. 11.12 and Fig. 11.13.
Since this is a model designed primarily for laboratory use, the premium
model FSL-12 should be used for actual flight applications. The FSL-12
has better thermal stability and in general is more suitable for critical
applications.
Storage temp: -30°C to +85°C
Operating temp: -25°C to +85°C
Supply Voltage: + 16 volts
Common Mode Input Voltage: + 11 volts
Diff. Input Voltage: + 15 volts
Input Overload Current: + 1 ma
Output Overload Current: + 30 ma
Fig. 11.12 Absolute Maximum Ratings of FSL-6
II. E. Component Selection
The preceding sections of this chapter have developed constraints
appropriate to the design of the circuit. Obviously, the selection of
component values involves necessary compromises in order to best satisfy
all of the requirements. As an example of the most obvious compromise,
recall from Section II. A that it was decided to use twelve segments to
perform the approximation and the circuit would be in the configuration
of Fig. II. 5. Because total power consumption consists of the power
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FIG. 11.13 FSL-6 Specifications
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desirable to keep the bias chain resistors as high as possible. On the
other hand, all of the preceding analyses assumed that the bias chain
resistors were very much smaller than the resistors in the segmented
input impedance network. This therefore leads to the conclusion that
the resistors in the segmented network must be very large. However, it
is readily seen that this violates one of the frequency response con-
straints of keeping the individual RC products in the segmented network
very small.
The implications of all of these trade offs can best be determined
experimentally. This was in fact accomplished and the final circuit




Circuit Construction and Adjustment
III. A. Adjustment Procedures
Based on the design concepts developed in Chapter II, a reason-
able choice of component values was initially selected, and the values
were subsequently altered to determine the best possible compromise.
Under conditions of low input signal frequency (100 cps or
below) , and an ambient temperature of +25 C, the accuracy of the circuit
is dependent upon two critical factors:
1) Proper adjustment of the breakpoints.
2) Proper circuit gain for the appropriate range of input
voltage.
Once a bias voltage, -E
,
has been selected, all of the resistors
in the bias chain can be fixed, but it is helpful to use potentiometers
to adjust the first and last breakpoint, after which they too can be
replaced by fixed resistors. It must be pointed out that each bias
chain resistor must be selected very carefully because an error in the
breakpoint of one segment affects the accuracy of the curve beyond that
point. See Fig. III.l. Note how the error in the first breakpoint
causes the approximation to be in error at all subsequent values of in-
put voltage.
After the breakpoints have been adjusted, the slopes of the in-
dividual segments can be altered. This is a very straightforward method
and needs no further explanation other than to point out that the slope
adjustments should be made commencing with the lowest segment.
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that the output voltage be zero when the input is grounded. This is
accomplished by adjustment of a 100K external potentiometer in the
operational amplifier circuitry. Instructions covering the supply
voltage connections and external potentiometer arrangement accompany
the amplifier. As in the case of those used for breakpoint adjustments,




The best way to adjust the breakpoints and slopes referred
to in the preceding section is to display the input-output character-
istic on an oscilloscope while the circuit is operating with a low-
frequency input (100 cps) . However, scope calibration and resolution
is insufficient for fine adjustment. It is therefore desirable to
change from an oscilloscope to a digital voltmeter once the function
generated is very close to that desired.
2. Frequency Response:
The ideal way to measure the frequency response of the cir-
cuit is to display the input-output curve on an oscilloscope, raise the
frequency, and note any effect on the quadratic characteristic. However,
the practical limitations of probe capacitance, oscilloscope input
capacitance, and non-identical horizontal and vertical amplifiers in
the scope render this method ineffective because the trace displayed
reflects all of these external effects.
A suitable alternate method is to employ a dual trace
oscilloscope and to measure the input and output voltages at different
28

frequencies. This is the manner in which all of the frequency response
data of Chapter IV was taken.
3. Thermal Sensitivity:
By placing the circuit in a hot/cold chamber and by making
input and output measurements with a digital voltmeter, the effect of
temperature upon circuit accuracy can be determined. Analysis of data
obtained in this manner leads to the appropriate temperature compensation
schemes which are discussed in the next section.
III.C. Temperature Compensation
It is a well known fact that the voltage drop across a diode
decreases with increasing temperature. As far as the squaring circuit
is concerned, high temperatures cause the diodes to conduct sooner than
anticipated. Accordingly, they conduct later than anticipated at low
temperatures. As used herein, "sooner" means the diode conducts at an
input voltage lower than that desired, and "later" means the breakpoint
voltage is higher than desired. Fig. III. 2 shows these effects on the
circuit's input-output characteristic. Because all adjustments to the
circuit are made at +25 C, it is desirable to have the curve generated
at +25 C hold over the entire temperature range.
These temperature effects were observed experimentally and errors
ranged from as high as 16% of the desired value at low input voltages
to 47o at high input voltages. Compensation was therefore required.
As discussed in preceding sections of this chapter, errors in
the breakpoints of lower segments cause substantial errors at higher
levels. The solution to the temperature compensation problem was there-
fore predicated upon the fact that compensation of the breakpoints which
29 -

are dependent upon the lower input voltages is most important. The
effects at the higher voltages can then be examined to see if the unre-
moved error can be tolerated.
Consider the situation which exists at high temperatures. The
diode in the first segment of the input impedance chain conducts early.
The following analysis therefore applies to this situation:
Referring back to Fig. II. 6 and considering the first breakpoint,
R
2
recall that at +25 C, the diode conducts when e. = -— E.. . Thereforein R. 1
for R_ = R., , e . = E, . At 75 C, the diode will conduct when e. = E-Ae,
2 1ml ml
where Ae is due to the effect of the higher temperature. However, if
the resistance of the first section of the bias chain could be increased
such that the bias voltage across it was raised to E + Ae at +75 C, then











E, + Ae, then at +75 C: e. = — (E,) - Ae
1 ' m R - Ar 1'
e. = (E n + Ae) - Ae = E, as desired.ml 1
The same analysis will hold for lower temperatures.
Two common devices used to solve temperature compensation problems
are the thermistor and the sensistor. Both have established temperature
coefficients which enable one to predict its resistance at a specific
temperature, the basic difference between the two being that the thermistor
resistance decreases with temperature while the sensistor resistance
increases with temperature.
From the preceding analysis, it is clear that if compensation is
to be made by changing the impedance in the bias chain, a sensistor should
- 30

be used. Alternately, if it is more desirable to lower the resistor in
the segmented input impedance chain, a thermistor should be used.
It must be understood that rarely does the exact temperature
coefficient desired for a specific application coincide with that of
a thermistor or sensistor. Hence, it is necessary to "pad" these tem-
perature sensitive elements by either a series or a parallel resistance
or both. Elementary circuit theory can be employed to determine the
padding necessary to yield the desired temperature coefficient desired.
These techniques were employed in the squaring circuit compen-
sation problem. It was only necessary to adequately compensate the
first two segments of the input impedance chain to reduce the error to
a tolerable level.
As an example of the application of these principles, consider
the analysis which led to the compensating elements in the bias chain
and segmented inpedance network of Fig. III. 3.
Case 1 . Use of a Thermistor to compensate the first breakpoint:
As stated earlier, it is necessary to lower R... at +75 C and to
raise R.. at -25 C to achieve the compensation desired. At +25 C, the
R
2input voltage at which the diode conducts is given by e. = — E.. .& J in R, 1
Suppose that at -25 C, the diode is conducting 0.25 volt too late; there-
o IW
I








- 0.25 = Try E, where R' is the new value of R
n
at -25 C. R' is
K.. 11 11
the only unknown and can therefore be solved for.
At +75 C, if the diode is conducting 0.25 volt too early, we would





+ 0.25 = rrr E. where R' 1 is the new value of R at +75 C. In
R, 11 1I*
the actual calculation for the first breakpoint, the results implied
that:
at -25°C, R should take on the value 112K.
at +25 C, R should take on the value 75K.
at +75 C, R should take on the value 56K.
A 15K Thermistor was employed which displayed the following
characteristics
:
at -25 C, resistance = 207K.
at +25 C, resistance = 15K.
at +75 C, resistance = 2.25K.
Placing a resistor, x, in parallel with the Thermistor, and a





y +/207 (| x)= 112K.
y +(15 x = 75K.
y +/2.25 x)= 56K
The problem is obviously overspecif ied, but using the constraint
at +25 C and one other usually provides a solution which yields adequate
compensation. In this particular case, x = 82K and y = 56K.
Case 2 . Use of a Sensistor to compensate the second breakpoint:
The Thermistor adequately compensated the first breakpoint. To
compensate the second breakpoint, a Sensistor was used in the second
bias chain segment. Using the notation of Fig. II. 5 and Fig. II. 6, let
the biasing voltage of this segment be termed E . At +25 C, the second
R






too early at +75 C and 0.2 volt too late at -25 C. We would then desire















In this case, we are attempting to change the bias voltage with







biasing voltage at -25°C. Likewise, at +75°C, r^ / EJ + 0.2 = -= E"
ft/i ^ R3 2
where E' 1 is the desired biasing voltage at +75 C. E' and E' 1 are the
only unknown quantities and can be solved for easily. Suppose a IK
Sensistor was available with the following specifications:
at -25 C, resistance = 700 -n.
at +25 C, resistance = IK.
at +75 C, resistance = 1350 j\
Using a series parallel arrangement again, with x the resistor
in parallel with the Sensistor and y the resistor in series with that
parallel combination, the following relationships exist because of the
voltage divider in the bias chain:






at +25°C: (y + (1000 |1 x) + l) ^.
k « 1
at +75°C: fy +(1350lU)+
r
l ) ^ _ E ,,
iz rx
k = 1
Again, the problem is overspecif ied, but employing the same
33

technique of using the constraint at +25 C and one other results in good
compensation. In the actual circuit, the results were: x = 7.2K and
y = 100 ohms.
III.D. The Final Circuit
The result of the design criteria, experimental compromises, and
compensation schemes is depicted in Fig. III. 3. This is the circuit on
which all of the performance data of Chapter IV is based.
Note that it is necessary to select all of the resistors to be
the value indicated in order to achieve the high accuracy desired. The
principal reason adjustments in the resistance values of the segmented
impedance chain were necessary is because the bias chain resistors were
kept as large as possible to reduce power consumption. It should also
be pointed out that the second segment of the bias chain, containing
the sensistor, must be chosen so that the entire series parallel combi-














$>/ t r ^ e.„+





IV. A. Circuit Accuracy
The table shown in Fig. IV. 1 indicates the system error at
various input voltages. These are no load d.c. measurements made at
+25 C using a digital voltmeter. The % error is based upon the
desired output; therefore, for low input voltages, a small error may
yield a high error percentage. It must be borne in mind that the
twelve segment approximation scheme inherently means that the quadratic
is being approximated by a straight line for an input signal of 0.833
volt or less. Obviously, this will result in large errors at the low
end of the input voltage scale. The tabulated results bear this out.
However, the maximum error observed was 0.046 volt and the rms error
is 0.021 volt, as opposed to the theoretical maximum error of 0.07 volt
and theoretical rms error of 0.027 volt. Thus, the actual circuit
exceeds the performance predicted by theory. This is true because the
non-ideal characteristics of the diodes employed serves to round off
the corners of the breakpoints.
The input-output characteristic of the circuit is shown in Fig.
IV. 2. The photograph was taken while the circuit operated at an input
frequency of 100 cycles /sec and an ambient temperature of +25 C.
IV. B. Thermal Sensitivity
A plot of % error versus input voltage at various temperatures
appears in Fig. IV. 3. The curves show the result of compensating the
first and second breakpoints of the twelve segment approximation. As





(VOLTS) (VOLTS) (VOLTS) % ERROR
0.500 0.025 0.041 +64.0
0.750 0.056 0.064 +14.3
1.000 0.100 0.100 0.00
1.200 0.144 0.136 -5.51
1.400 0.196 0.185 -5.61
1.600 0.256 0.245 -4.30
1.800 0.324 0.319 -1.54
2.000 .0.400 0.396 -1.00
2.250 0.506 0.502 -0.83
2.500 0.625 0.622 -0.48
2.750 0.756 0.756 0.00
3.000 0.900 0.902 +0.22
3.500 1.225 1.239 +1.14
4.000 1.600 1.619 +1.17
4.500 2.025 2.051 +1.28
5.000 2.500 2.521 +0.84
5.500 3.025 3.051 +0.86
6.000 3.600 3.625 +0.69
6.500 4.225 4.255 +0.71
7.000 4.900 4.932 +0.65
7.500 5.625 5.657 +0.57
8.000 6.400 6.446 +0.72
8.500 7.225 7.265 +0.54
9.000 8.100 8.133 +0.41
9.500 9.025 9.042 +0.19
10.000 10.000 10.007 +0.07
FIG. IV. 1. D.C. PERFORMANCE at 25 C
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FIG. IV. 2 Input-Output Characteristic at 25 C, 100 cycles/sec
Vert. Scale: 2 volts/div.
Horiz. Scale: 1 volt/div.
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to conduct either too soon or too late, and the lower breakpoints are
the most critical. From Fig. IV. 3, it can be seen that compensation
reduced the errors to less than 2% at -25 C and to 5% or less at +75 C.
If these errors still cannot be tolerated, the other breakpoints can
also be compensated. The technique employed is identical to that used
in Chapter III to illustrate compensation of the first two.
IV. C. Effect of Supply Voltage Variation
Fig. IV. 4 displays a table of input and output values for various
input signal levels. All indications are that as long as the supply
voltages are kept to within + 1 volt, the effect on the output can be
neglected. This is true because variations in the supply voltage only
change the gain of the Operational Amplifier. As long as the gain re-
mains sufficiently high to support the previously developed approxima-
tions that the gain is infinite, no change in circuit operation should
be expected.
IV. D. Power Consumption
Fig. IV. 5 shows the power consumption measured at various tem-
peratures under no load conditions for both high and low input signal
levels.
IV. E. Frequency Response
Fig. IV. 6 displays the frequency response of the squaring circuit,
This response is obviously a function of the input signal level because
of the segmented input impedance network. To properly interpret the
Figure, it is important to realize that the circuit gain is different
for different input voltages. This was discussed fully in Chapter II.











t 14.0 114.5 115.0 ±15.5 ±15.9
OUTPUT VOLTAGE
1.000 0.100 0.100 0.100 0.100 0.100
3.000 0.901 •0.901 0.902 0.901 0.901
5.000 2.519 2.519 2.521 2.519 2.521
8.000 6.441 6.433 6.446 6.U1 6.^36
10.000 9.985 10.001 10.007 10.006 10.008




AMPLIFIER BIAS CHAIN TOTAL
-25 °C 1.000 94-4 13.8 108.2
10.000 102.8 15.7 118.5
+25 °C 1.000 101.0 13.8 114.
8
10.000 108.6 15.7 124.3
+75 *C 1.000 103.8 13.8 117.6
10.000 110.8 15.7 126.5





Fig. IV. 6 is not what the gain in db is for a particular input voltage,
but whether or not it stays the same as the frequency is increased. Al-
though variations in the frequency response curves are slight for most
input voltages, these variations could be eliminated completely by ad-
justing tuned capacitors across the resistors in the input impedance
chain in lieu of using the 12 pf + 20% presently employed.
Measurements were also made of the frequency response at +75 C
and at -25 C. There was an indication that the frequency response im-
proved at lower temperatures and became worse at higher temperatures,
but both of these effects were so slight that they are considered
negligible.
A graphic illustration of the frequency response of the circuit
can be obtained by examining Fig. IV. 7(a) and (b) which show how the
circuit squared the upper half of a lkc and 50 kc sine wave respectively.
Note the slight distortion and phase shift in the 50kc case.
IV. F. Effect of Bias Voltage Variations
Because changes in the bias voltage directly affect the break-
points of the linear segments, this voltage is much more critical than
the supply voltages. See Fig. IV. 8.
IV. G. Step Response of the System
The inputs to the squaring circuit will resemble the transmitted
pulses; it is therefore desirable to examing the step response of the
system. Figures IV. 9, IV. 10 and IV. 11 display both the input and output
for signal levels of 1, 5, and 10 volts respectively.
Note the overshoot in the 1 volt case. It is strongly felt that
this is caused by excessive stray capacitance in the circuit wiring









FIG. IV. 7. Response to a Sine Wave Input
Upper Curve: Input
Lower Curve: Output
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In examining the rise times of the squaring circuit it must be
kept in mind that the circuit is in fact attempting to square the input
pulse. Therefore, what may at first appear to be a lag in the response
is, upon closer examination, revealed to be the squaring operation
taking place. This is more clearly displayed in Fig. IV. 10(c) which
gives an expanded view of the sharp pulse on the trailing edge of the
input, and the squaring circuit's response to this pulse. Note how the
circuit starts to follow, saturates at about 13 volts, and then, except
for a slight lag, squares the trailing edge on its way down to zero.
IV. H. Input Impedance
The input impedance is clearly a function of the input voltage.
For inputs below 0.833 volt, the impedance is 150K. With the maximum
voltage of 10 volts present at the input, the impedance has been mea-
sured at 6.5K. This is relatively low, but will not present any problems
if the preceding circuit is designed with a very low output impedance.
IV. I. Discussion of Results
The preceding sections of this chapter indicate that the circuit
of Fig. III. 3 performs the desired squaring operation in a highly
satisfactory manner. Specifically, in a thermostatically controlled
environment of approximately C to +25 C, the errors are kept to
approximately 1% or less for all input signal levels greater than 2 volts.
If, however, it is necessary that this low error percentage be maintained
over a wider temperature range (-25 C to +75 C) , additional temperature
compensation can be accomplished by employing the same type of techniques
which were demonstrated by the analyses of Chapter III.
It is important to note the effects of variations in the power
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supplies upon circuit performance. It has been found that optimum per-
formance is highly dependent upon a well regulated bias voltage. Fig.
IV. 8 indicates that this voltage should be maintained at -12 volts + 1%.
On the other hand, regulation of the power supply of the operational
amplifier can be relaxed to + 1 volt without any adverse effects.
A noteworthy limitation of the circuit is the relatively low
input impedance of 6.5K when a 10 volt signal is applied at the input.
However, this will not be a problem as long as the preceding circuit is
designed with this limitation in mind.
The initial specifications of low power consumption and wide band-
width have been met. In regard to the latter, it has been shown that
at the middle and high ranges of input voltage, the frequency response
curves show practically no variation of the input-output characteristic
all the way out to 100 kc. It is these characteristics which contribute
to the circuit's fine performance when a voltage step is applied at the
input.
Summarizing, it has been shown that in its present form, the
squaring circuit of Fig. III. 3 is excellent for the intended application
as long as the input voltage is kept above 2 volts, the entire circuit
is placed in a temperature controlled environment, and the biasing




The Analog to Digital Converter
A. I. Basic Conversion System
A detailed study has been made of the problem of converting to
digital form the signal which is proportional to the energy in the
received pulse.
After passing through the squaring circuit, the signal will be
integrated with a standard integrator circuit and the result will be
stored on a capacitor. Conversion of this capacitor voltage to digital
form will be accomplished by a scheme suggested by James K. Roberge,
which is depicted in Fig. A. 1-1. Note that the And gate has three in-
puts. One is termed a "convert" pulse and is a signal received from
other circuitry which tells the converter to carry out the conversion
process. This pulse could be generated by a threshold detector which
triggers when the received signal falls below a certain level, that
level being the same as that established above the ambient noise to
determine the presence of an echo. The convert pulse should be of a
duration greater than the maximum amount of time required to carry out
the conversion process.
Another input to the gate is that from the zero crossing detector,
whose function is to keep a sustained pulse into the gate whenever the
voltage across the capacitor is greater than zero and to remove it
otherwise.
The last input is a series of clock pulses of a predetermined
frequency and duration. With both the convert pulse and detector pulse
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the transistor switch off and on. The off-on switching of the tran-
sistor causes the capacitor voltage to decay through resistor R in the
manner shown in Fig. A. 1-2.
When the capacitor voltage reaches zero, the detector signal
disappears, the And gate "closes", and the clock pulses are no longer
allowed through. Thus, the number of clock pulses passing through the
gate is uniquely related to the initial voltage on the capacitor and
therefore provides information in digital form as to the magnitude of
that voltage. For testing purposes, a binary counter is used to count
these pulses. In the final data conversion system, the pulses can be
used as a digital input to the telemetry circuitry, which will modify
and code them prior to actual transmission of the information to ground
control stations.
A. II. Integration Circuitry
In order to obtain meaningful specifications for the A/D con-
verter, it is necessary to examine the integrator which will operate
on the output of the squaring circuit and provide the input to the con-
verter.
The maximum voltage appearing at the integrator output will be
proportional to the maximum output of the squaring circuit. Specifically,
if we allow that the maximum received pulse width due to spreading is
4 msec, then the maximum input to the integrator will be a 10 volt pulse
lasting for 4 msec.
Using an integrator as shown in Fig. A. 2-1, and recalling that




or out RC J in
Recalling that the voltage output of the squaring circuit is
negative, the integrator output will have the polarity shown in Fig.
A. 2-1. The gain of the circuit can be adjusted by a suitable choice
of R and C. To see exactly what gain is required, it is necessary to
consider not only the maximum input, but also the minimum useful input
which may exist. The minimum useful input level to the squaring cir-
cuit is approximately 1 volt; therefore, the minimum useful input
to the integrator circuit will be a pulse of 0.1 volt, 1 msec in dura-





^7 (O.lv) (1 msec)out mm RC
e u
= — (10 v) (4 msec)
out max RC
In selecting the time constant RC, the choice is governed by
these factors:
1. Selection of a resistance R high enough to prevent
loading down the output of the squaring circuit.
2. Selection of a capacitor C consistent with the require-
ments of the Analog to Digital Converter.
3. An RC product which will yield reasonable integrator
output magnitudes.
The squaring circuit operational amplifier is designed to deliver




















consumption is highest under this condition and it is desirable to make
the load resistance greater. As will be shown in the discussion of the
converter circuitry, a C of 0.5 ufd is preferred. Therefore, selecting
an R of 8K, the integrator minimum and maximum magnitudes are given by
25 mv and 10 volts, respectively.
The conversion scheme is dependent upon the fact that one end
of the capacitor holding the integrator output voltage is grounded. The
floating ground existing in the integrator of Fig. A. 2-1 is insufficient,
It will therefore be necessary to free the capacitor from the integrator
after integration and prior to conversion. See Fig. A. 2-2.
The signal which accomplishes this switching can be actuated
from the same threshold circuitry which transmits the convert pulse to
the And gate.
A. III. Development of Constraints for the A/D Conversion Process
The problem of conversion can best be attacked by considering
both the maximum and minimum voltages to be converted and by considering
the maximum amount of time allowed for the conversion process.
Fig. A. 3-1 shows the relative timing of signals at various
places in the system. The distance to the planet's surface will be such
that the received echoes arrive during the 15 second period between
bursts. Each one of the four received pulses will contain useful infor-
mation and it is therefore desirable to process the information from one
pulse before the next pulse arrives. We have seen that there is effec-
tively no delay in squaring, nor should there be any delay involved in
the integration process.
Examination of Fig. A. 3-1 indicates that the conversion to digi-
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are therefore twofold: 1) The conversion must take place in less than
16 msec. 2) The clock pulses must have a frequency and duration such
that a 25 mv change of capacitor voltage is detected.
Maximum allowable conversion time is obviously related to the
maximum voltage to be converted. Consider the RC circuit of Fig. A. 3-2
with an initial voltage of 10 volts on the capacitor.
-t/T
Clearly, e = -6 + (10 + 6) e describes the natural decay of
capacitor voltage at any time t. To be safe, let us demand that the
conversion be completed in 10 msec. By making the off -on times of the
clock pulses equal, this in effect requires that the voltage decay
naturally to volts in 5 msec. Hence:
n , t , -5 msec/T
= -6 + 16 e
t = 5. 1 msec = RC
so let RC = 5 msec.
The requirement that the small signal level of 25 mv be detected
and converted is important when considering the slope of the decaying
capacitor voltage as it passes through zero.
Consider the following:
-t/T
e = E.+ (E. - E.) e where E £ = E £ . n and E. = E. . . ,
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It is important to note that this slope is independent of the initial
voltage on the capacitor. Therefore, near zero:
- f\
Ae = t~t At where Ae is the amount of voltage change5.0 msec
on C during a time interval At, which is the duration of one clock pulse.
Obviously, if it is desired to detect a useful signal level of 25 mv,
Ae must be no greater than 25 mv. On the other hand, the larger Ae is,
the greater the error which will exist if an extra clock pulse is
allowed through the And gate. Consider the situation where 25 mv exists
on the capacitor, and for some reason two pulses rather than one come
through the gate. This will allow e to decay to approximately -25 mv
rather than zero and will therefore cause an offset error in the next
integration. It is therefore better to have greater resolution near
zero. The following sections will show that 6 mv can be achieved in
practice.




6 mv = — At
5.0 msec
(6 mv) (5.0 msec) r , . _ . . .At = J ~r—
~
*- = 5 usee duration of clock pulses
6 volts
Allowing the on-off times of the pulses to be equal, this require-
ment will be satisfied by a 100 kc pulse generator.
Summarizing the constraints on the switching circuit:
1) RC = 5.0 msec
2) Pulse generator frequency = 100 KC
3) Clock pulse duration = 5 usee
A. IV. The Zero Crossing Detector
The operational constraints imposed upon the zero crossing
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detector circuitry are as follows:
a) It must have a very high input impedance to prevent the
charged capacitor from leaking any charge to ground
during periods when the transistor switch is open.
b) It must be able to detect as small an input as 25 mv on
the capacitor, and transmit a constant signal into the
And gate until the capacitor voltage drops below zero.
c) The delay between the time the detector recognizes the
fact the capacitor voltage is less than zero and the
time the pulse to the And gate is discontinued must be
short to prevent additional clock pulses from passing
through the gate and being counted in the binary counter,
To be uncompromising and demand no error in this respect
would require that this delay be less than 5 usee, the
time interval between clock pulses.
A prototype of the zero crossing detector has been designed and
built. It consists of a differential amplifier with one input grounded,
the output of which feeds a Schmitt Trigger. See Fig. A. 4-1. The
differential amplifier is a modification of one designed by Joseph A.
Bosco.
The circuit must handle an input of up to 10 volts, and therefore
the Differential Amplifier will saturate. However, this should not
cause any special problems since the diode in the collector of T. pre-
vents current flow from base to collector when the input reaches that
maximum level. The input impedance will drop from 1 Megohm to about




















absolutely no effect on the output pulse.
The input-output characteristic of the entire detector circuit
is shown in Fig. A. 4-2.
The Schmitt trigger has been designed so that triggering can be
made to occur from state OA (off and active for transistors T r and T-
5 6
respectively) to state AO. This concept of triggering while a transis-
tor is in an active state rather than a saturated state allows faster
switching speeds because there is no excess charge to be removed from
u u • (8)the base region.
It is useful at this point to examine the error introduced by
the finite input impedance of the circuit. Recall that the whole con-
version scheme is based upon the assumption that the only capacitor
voltage decay which exists is that through the resistor which is alter-
nately being switched in and out by the clock pulses. In reality, with
a maximum of 10 volts on the capacitor and an input impedance of 1 Megohm
at the zero crossing detector:
Total conversion time: 10 msec
Time transistor switch is open = Time capacitor decays into
input impedance of zero crossing detector = 5 msec
hence, e = -6 + 16
1
c e
and t = 5 msec
where t = 1 Megohm «C; it is obvious that the larger the C,
the better;
set C = 0.5 lifd
t =(l0 6 )(o.5 x 10 y= 0.5 sec
and e = -6 + 16
~ 5 msec/ ' 5 sec
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so leakage error = lOv - 9.84v = 0.16v = 1.6%
This error is lower for all lower initial voltages on C since
the time the capacitor faces the zero crossing detector is lowered
accordingly. Calculations indicate that at mid range (e = +5 volts)
the error due to leakage is 1.2% and at an initial capacitor voltage
of 1 volt, the error is 0.3%.
The circuitry of Fig. A. 3-1 has not been optimized in any sense
and the following comments apply:
1. A 40 usee time delay exists between the time the input drops
below -6 mv and the time the output changes state. This
corresponds to a counting error of 4 pulses with a subsequent
offset error on the next integration. It is not known at
present if this can be tolerated; if not, the delay can be
reduced by using smaller resistance values at the expense of
greater power consumption.
2. It is likely that the 1 Megohm resistance at the input can
be increased without affecting the circuit's operation. This
will have the effect of reducing the leakage error.
3. The circuit has not been tested under a wide range of temper-
atures and most likely will require some compensation.
4. The output transition from +5 to +9 volts should be converted
to a to +2 volt step before it reaches the And gate.
A. V. The And Gate and Switching Circuit
Fig. A. 5-1 shows a preliminary design of this component, but
the circuit has not been tested. It accepts a 0-2 volt pulse on each










of the transistor in the capacitor decay circuit. Note that the pre-
viously developed constraints of C = 0.5 ufd and t = 5 msec demand that
the resistance in the switching circuit be 10K.
For testing purposes, the input to the binary counter may be
chosen any place beyond the And Gate and where sudden voltage transitions
occur as a result of the clock pulses. The location indicated in the
schematic is probably the most convenient.
To illustrate the manner in which the initial capacitor voltage
is uniquely determined by the number of pulses counted, consider the
following:
-t/T
e - Er . , + (E. .. . , - E,. ,)ec final initial final
where E-. n = -6 volts and t = 5 msec,final




= -6 + (E. . . n + 6)einitial





This function can be plotted to give a curve of initial capacitor voltage
versus number of pulses counted, thereby providing an easy way to test
the circuitry.
A. VI. Summary
Summarizing the most important constraints developed in the pre-
ceding analysis:
Integrator :




RC = 5 msec; C = 0.5 ufd, R = 10K
Clock Pulses: f = 100 kc, pulse length = 5 usee.
And Gate :





where 10 msec < d < 16 msec.
A suitable pulse length is 14 msec.
Figure A. 6-1 depicts the entire data processing system from
the output of the squaring circuit to the input of the binary counter,
It is emphasized that the zero crossing detector is the only circuit
which has been tested, and as mentioned previously, it has not been
optimized.
Nevertheless, the entire scheme as shown is a theoretically
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